

FIG. 1




FIG. 3




FIG. 2





FIG. 4

A1A2 framer and byte alignment circuit




Application No.: 015114-064700US
Applicant: Amanda Noe
Title: PATTERN DETECT AND BYTE ALIGN...
Sheet 5 of 26



A1A2 Framer using CAM

A1A2 Framer using CAM



A1A2 Framer using CAM




FIGURE 9

8x24 Single Match Mode CAM

A1A2 framer and byte alignment circuit




FIGURE 10

A1A2 Framer using CAM





FIGURE 11

8x24 Single Match Mode CAM

Extending the idea to 20-bit bus

- Serial to Parallel bus can be 8-bit, 10-bit, 16-bit or 20-bit.
- We will need to be able to operate with any one of these bus configurations.
- This shows how data would map from the serial to parallel converter to the shift register and into the CAM for a 20-bit parallel data SERDES.

DESERIALIZER



Need SERDES parallel register (20) + pattern length A1A2 (16) - 1
= total number of shift register bits wide

Here we have a 35-bit *Shift* register

The CAM depth is the number of SERDES parallel bits = 20

So, the CAM would need to be 20 x 35

1205



FIGURE 12

TO 20x35 CAM DATA INPUTS

Actual CAM table for 20-bit bus

	F						2		8								2		8															
	1	0	1	1	1	0	1	1	0	0	1	0	1	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0
	1	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	
	2	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	
	3	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	
	4	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	
	5	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	
	6	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	
	7	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	
	8	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	
	9	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	
	10	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	
	11	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	
	12	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	
	13	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	
	14	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	
	15	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	
	16	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	
	17	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	
	18	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	
	19	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	
	20	1	1	1	1	1	0	1	1	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

MATCH →

FIGURE 13

Actual CAM table for 16-bit bus




FIGURE 15

Actual CAM table for 10-bit bus




FIGURE 17

Extending idea to 8-bit bus

- This slide shows how data would map from the serial to parallel converter to the shift register and into the CAM for a 8-bit parallel data SERDES.

Need SERDES parallel register (8) + pattern length A1A2 (16) - 1
total number of shift register bits wide = 23

The actual width is 27 due to (2) 2-bit gaps


Here we have a 35-bit shift register and map the bits a little differently
We set the 10 bits that are not used to '0', use muxes to shift the data

The first 20-bit shift register is now 2 virtual 10-bit shift registers

The CAM depth is the number of SERDES parallel bits = 8

We have 2 gaps where the 10-bit data bits 9 and 10 are skipped over
S, the CAM would need to be 8 x 35, although it will be 20x35
because the 20-bit case set the depth requirement

Entries 9 to 20 will be all U



Actual CAM table for 8-bit bus




FIGURE 19

[illegible]

Figure 20

[illegible]

Figure 21

[illegible]

Figure 22

[illegible]

Figure 23

K28.5-

K28.5+

Figure 24




Figure 26

*AAA is the code that selects the right tri_state buffers based upon the CAM Match Flags




Figure 27

- ¹Number of bits will increase to support the binary encoding of the number of CAM table entries.
²There is a separate counter that will count to 125 us that is used for framing.
³Number of state bits will be determined by the largest number of programmable states that are required to accommodate all desired state machines.
⁴Number of encoded bytes select bits will increase to support a larger bus width.